


# PLL (sc\_pll0842x\_in08lpp)

## Block Diagram



## Features

- 8nm Low Power Plus (LN08LPP) CMOS device technology
- Dual power supply of  $1.8V \pm 10\%$  and  $0.85V + 5\% \sim 0.75V - 10\%$
- Operating junction temperature (TJ):  $-40^\circ C \sim 125^\circ C$
- Output frequency range:  $35.2MHz \sim 4.5GHz$
- Duty ratio:  $48 \sim 52\%$
- Power down mode
- Area:  $140\mu m \times 181.608\mu m$
- Bypass mode ( $FOUT = FIN$ )
- Programmable dividers
- Glitch-free scaler
- On-chip loop filter
  - Typical applications
  - Mobile/Consumer

## IP Status

- DK : Ready